HEWLETT-PACKARD COMPANY

Fort Collins, Colorado 80527-2400

Intellectual Property Administration P. O. Box 272400

PATENT APPLICATION

ATTORNEY DOCKET NO. 10001275-1

IN THE U.S. PATENT AND TRADEMARK OFFICE **Patent Application Transmittal Letter**

COMMISSIONER FOR PATENTS 🌠 ashington, D.C. 20231

Sir:

82

Transmitted herewith for filing under 37 CFR 1.53(b) is a(n): (X) Utility () Design

(X) original patent application,

() continuation-in-part application



INVENTOR(S): Cary A. Coutant and Carol L. Thompson

TITLE:

Method and Apparatus for Switching Between Multiple Implementations of a Routine

Enclosed are:

(X)	The Declaration and Power of Attorney.	(X) signed () unsigned or partially signed
(X)	sheets of drawings (one set)	() Associate Power of Attorney
()	Form PTO-1449 () In	ormation Disclosure Statement and Form PTO-144
()	Priority document(s) () (Other)	(fee \$

CLAIMS AS FILED BY OTHER THAN A SMALL ENTITY						
(1) FOR	(2) NUMBER FILED				(5) TOTALS	
TOTAL CLAIMS	16 —	20	0	X \$18	\$	0
INDEPENDENT CLAIMS	5 —	3	2	X \$80	\$	160
ANY MULTIPLE DEPENDENT CLAIMS 0 \$270		\$	0			
BASIC FEE: Design (\$320.00); Utility (\$710.00)				\$	710	
TOTAL FILING FEE				OTAL FILING FEE	\$	870
OTHER FEES				OTHER FEES	\$	
TOTAL CHARGES TO DEPOSIT ACCOUNT				\$	870	

to Deposit Account 08-2025. At any time during the pendency of this application, Charge \$ please charge any fees required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally please charge any fees to Deposit Account 08-2025 under 37 CFR 1.16, 1.17,1.19, 1.20 and 1.21. A duplicate copy of this sheet is enclosed.

"Express Mail" label no. <u>EL571600960US</u>

Date of Deposit Oct. 31, 2000

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, Washington, D.C. 20231(

Typed Name: Lynda(4.)Bauer

Respectfully submitted.

Cary A. Coutant and Carol L. Thompson

LeRoy D. Maunu

Attorney/Agent for Applicant(s)

Reg. No. 35,274

Date: Oct. 31, 2000

Telephone No.: (651) 686-6633

ļarīs

10001275-1 PATENT

METHOD AND APPARATUS FOR SWITCHING BETWEEN MULTIPLE

IMPLEMENTATIONS OF A ROUTINE

Cary A. Coutant Carol L. Thompson

FIELD OF THE INVENTION

The present invention generally relates to management of binary program code for different implementations of a processor architecture, and more particularly to switching between multiple implementations of a routine that are associated with the implementations of a processor architecture.

BACKGROUND

It is common to build multiple implementations of a basic processor architecture for the purpose of providing various performance and pricing options. For example, a processor architecture that supports a particular instruction set may have a first-level cache in one implementation, and another implementation may have first and second level caches.

Some system-provided routines and other library routines are written and compiled to exploit the performance characteristics of a particular implementation of a processor. For example, a memory-to-memory copy routine may be written and compiled differently from one implementation to another. While the binary code will execute correctly on any implementation, there may be a negative impact on performance when the binary code is executed on an implementation other than the target implementation.

A software developer can either develop separate binary libraries for the different implementations, develop a single binary for all implementations, or develop several versions of selected routines along with a run-time switch for selecting between the different versions. Developing separate binary libraries is technically straightforward. However, there is a cost associated with managing and distributing separate binary libraries. If only a single binary library is provided, users may not receive the full performance benefit of a particular implementation. While run-time switches would appear to provide a reasonable tradeoff between the management of multiple binary libraries and performance degradation, the run-time switch introduces overhead when a library call is made to determine the implementation on which the

1 code is executing.

A method and apparatus that address the aforementioned problems, as well as other related problems, are therefore desirable.

4 5

б

7

8

9

10

11

12

13

14

15

16

2

3

SUMMARY OF THE INVENTION

In various embodiments, a method and apparatus are provided for switching between multiple implementations of a routine. In one embodiment, different versions of a library routine are programmed to exploit different features of different computer systems. The different versions are available in a single library, and an application program need not differentiate between the different implementations in using the routine. Using hardware characteristics that are associated with the different versions and hardware characteristics of the computer system on which the application is to be executed, references to the routine are resolved when the application and library are loaded. Thus, execution of the application is not burdened with runtime resolution of references to the routine.

It will be appreciated that various other embodiments are set forth in the Detailed Description and Claims which follow.

17 18

19

20

21

BRIEF DESCRIPTION OF THE DRAWINGS

Various aspects and advantages of the invention will become apparent upon review of the following detailed description and upon reference to the drawings in which:

22

24

25

27

FIG. 1 is a flowchart of a process for generating multiple binary implementations of a routine for different implementations of a particular processor architecture;

26

FIG. 2 is a block diagram illustrating a symbol table in relationship to a shared library of object code modules; and

28 29 witl

FIG. 3 is a flowchart of a process for loading a library routine in accordance with one embodiment of the invention.

30 31

32

33

34

DETAILED DESCRIPTION

In various embodiments, the invention provides a technique for switching between multiple implementations of a library routine that are available in a library of routines. Each implementation of a routine has an associated set of hardware

10001275-1 PATENT

characteristics that indicate the hardware on which the implementation is intended to execute. The hardware characteristics may include, for example, the processor clock speed or a model number, cache configuration, latency of selected hardware operations (load and store, for example), and the availability of certain extensions to the instruction set. When a routine having multiple implementations is loaded, the reference is resolved to the appropriate implementation using the associated hardware characteristics and the hardware characteristics of the host system. Additional hardware characteristics that may be used for different implementations of routines include, for example, bypass characteristics, branch prediction behavior, pre-fetching capability, information describing stall conditions, branch penalties, size and associativity of processor data structures (not just cache, but branch prediction and ALAT-like structures as well), queue sizes for out-of-order or decoupled processors,

and the number of processors in a multi-processor system.

FIG. 1 is a flowchart of a process for generating multiple binary implementations of a routine for different implementations of a particular processor architecture, in accordance with one embodiment of the invention. The process generally entails for each implementation of a routine, generating object code modules for the different implementations and adding entries in a symbol table for the different object code modules. An entry in the symbol table for a routine having multiple implementations has an associated set of hardware characteristics. The hardware characteristics are those of the platform on which the associated object code module is intended to execute.

At step 102, the first (or next, depending on the iteration) implementation of the routine is obtained for processing, and at step 104 the hardware characteristics associated with the routine are obtained.

The symbol table is updated at step 106. The symbol table includes names of routines and references to the associated object code modules. For routines having multiple implementations, hardware characteristics are also associated with the routine name in the symbol table. When an application is loaded and bound to the shared library that contains the multiple binary implementations of a routine, the system dynamic loader selects the appropriate implementation from the symbol table based on the hardware characteristics of the host system.

In one embodiment, the hardware characteristics that are to be associated with a routine are provided by the developer in a configuration file that is read by the linker at

5

б 7

8

9

10

11

12

13

14 15

16

17

18

19

20

the time the shared library is being built. In this embodiment, the programmer will have coded different versions of the routine and used different names for the different versions. The information in the configuration file associates the names of the different versions with sets of hardware characteristics and with a generic name.

In another embodiment, the compiler could be adapted to generate multiple object code modules from a source code module. For example, in response to a command-line option, the compiler automatically generates hardware-specialized implementations, generates unique symbol names for the specialized implementations, and generate the mapping information. The mapping information associates the generic routine name with the specialized implementations, and the specialized implementations with sets of hardware characteristics. The mapping information may be stored either in the object file or in a separate configuration file that is used by the linker, for example.

At step 108, the object code module is created for the routine, and the object code module is added to the shared library at step 110. Each routine in the shared library is assigned a unique name.

At step 112, the entry in the symbol table (step 106) is updated to reference the associated object code module in the object code library. Decision step 114 tests whether there are additional implementations to process. If so, control is returned to step 102. Otherwise, the process for generating the multiple implementations is complete.

21 22 23

24

25 26

27

28

29

30

31

32

33 34

FIG. 2 is a block diagram illustrating a symbol table in relationship to a shared library of object code modules. The routines in shared library 152 are object code modules that are associated with and referenced by the entries in symbol table 154.

Routines 1 - (n+1) are illustrated in shared library 152. Routines 1 - n have single implementations, and two implementations are illustrated for example routine (n +1). The first implementation of routine (n + 1) is named routine (n + 1), and the second implementation of routine (n + 1) is named routine (n + 1).

Symbol table 154 includes entries for each routine and implementation. Routines 1 - n, having only single implementations, include only the routine name and a reference to the corresponding object code module in shared library 152. Routine (n + 1) has two implementations, and the entries associated therewith include respective sets of hardware characteristics that describe, for example, the processor for which the

 implementations were developed. The entry having hardware characteristics set 1 references routine (n + 1) code in shared library 152, and the entry having hardware characteristics set 2 references routine (n + 1)' code in the shared library.

When an application is loaded and bound to shared library 152, the system dynamic loader selects the appropriate binary implementation from the symbol table based on the hardware characteristics of the host processor. Thus, the reference to the appropriate binary implementation is resolved when the program using the shared library is loaded. Alternatively, some environments may load the shared library after a program begins execution, and in this environment the references are resolved when the shared library is loaded. In either environment, the references are resolved at load time versus runtime. The resolution of the references to routines in the symbol table results in code references to the addresses of the binary implementations in the shared library 152.

By selecting the appropriate object code routine once when the routine is first referenced instead of resolving the reference each time the routine is referenced at runtime, the overhead for the switch occurs in the compiler and loader, thereby eliminating issues with respect to run-time performance and switching to an appropriate implementation of a routine.

FIG. 3 is a flowchart of a process for loading a library routine in accordance with one embodiment of the invention. At step 302, the hardware characteristics are obtained from a system configuration file, for example. In another embodiment, the characteristics may be obtained, for example, from hardware identification registers or from firmware.

At step 304, the loader obtains the name of the routine to be loaded. For example, an application program may reference a particular shared library routine, and the loader uses the program-specified routine name to locate the proper object code module in the shared library.

The routine name and hardware characteristics are used at step 306 to match an entry in symbol table 154. Using the reference in the matching entry, step 208 loads the referenced object that is associated with the hardware characteristics. Forward from the time that a routine is referenced and the proper object code module is identified and loaded, no further matching of hardware characteristics is required on subsequent references to the routine.

The present invention is believed to be applicable to a variety of systems that switch between multiple implementations of a routine based on hardware characteristics. Other aspects and embodiments of the present invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and illustrated embodiments be considered as examples only, with a true scope and spirit of the invention being indicated by the following claims.

CLAIMS

1

- 2 What is claimed is:
- 3 1. A computer-implemented method for switching between multiple
- 4 implementations of a routine in a library of routines that are linked with an application
- 5 program that is hosted by a computer system, comprising:
- 6 compiling a plurality of implementations of a routine into respective object code
- 7 modules, the routine having an associated name and each implementation adapted to a
- 8 selected hardware configuration;
- 9 associating the object code modules with the name of the routine and respective
- sets of hardware characteristics; and
- resolving when the application program is loaded into memory of the computer
- system, a reference to the routine using the sets of hardware characteristics and a
- hardware configuration of the system.

14

- 15 2. The method of claim 1, further comprising establishing a symbol table having a
- plurality of entries, each entry including a name of a routine and a reference to an
- object code module in the library.

18

- 19 3. The method of claim 2, further comprising, for the routine having a plurality of
- 20 implementations, adding a plurality of entries to the symbol table and associating
- respective sets of hardware characteristics with the plurality of entries.

22

- 23 4. The method of claim 3, wherein the hardware characteristics include at least one
- of clock speed of the processor, processor model, cache configuration of the system,
- hardware operation latency times, instruction set characteristics, bypass characteristics,
- branch prediction behavior, pre-fetching capability, information describing stall
- conditions, branch penalties, size and associativity of processor data structures, queue
- sizes for out-of-order or decoupled processors, and the number of processors in a multi-
- 29 processor system.

30

- The method of claim 4, wherein the resolving step further comprises obtaining
- the hardware configuration of the system from at least one of a system configuration
- data file, one or more system identification registers, and system firmware.

34

- 6. The method of claim 3, wherein the resolving step further comprises obtaining 1
- the hardware configuration of the system from at least one of a system configuration 2
- data file, one or more system identification registers, and system firmware. 3

- 7. The method of claim 1, wherein the hardware characteristics include at least one 5 of clock speed of the processor, processor model, cache configuration of the system,
- hardware operation latency times, and instruction set characteristics. 7

8

6

- 8. The method of claim 1, wherein the resolving step further comprises obtaining 9 the hardware configuration of the system from at least one of a system configuration 10
- data file, one or more system identification registers, and system firmware. 11

12

16

17

21

22

25

26

27 28

- A computer-implemented method for switching between multiple 13 9.
- implementations of a routine in a library of routines that are linked with an application 14
- 15 program hosted by a computer system, comprising:
 - establishing a set of hardware configuration characteristics that describe the computer system;
- establishing a symbol table, the symbol table having one or more entries that 18 include a name of a routine, a set of hardware characteristics, and an address 19 referencing a routine in the library; 20
 - obtaining a name of a routine having multiple implementations when the library is loaded with the application program into memory of the computer system;
- matching the name of the routine and the set of hardware configuration 23 characteristics that describe the computer system to an entry in the symbol table; and 24
 - generating an address in executable code for references to the routine having multiple implementations when the library is loaded with the application program, the address referencing an implementation in the library as identified in the matching step by the entry in the symbol table.

29

- 10. The method of claim 9, wherein the hardware configuration characteristics 30
- 31 include at least one of clock speed of the processor, processor model, cache
- configuration of the system, hardware operation latency times, and instruction set 32
- characteristics. 33

34

1	11. The method of claim 10, wherein the resolving step further comprises obtaining
2	the hardware configuration of the system from at least one of a system configuration
3	data file, one or more system identification registers, and system firmware.
4	
5	12. The method of claim 9, wherein the resolving step further comprises obtaining
6	the hardware configuration of the system from at least one of a system configuration
7	data file, one or more system identification registers, and system firmware.
8	
9	13. An apparatus for switching between multiple implementations of a routine in a
10	library of routines that are linked with an application program that is hosted by a
11	computer system, comprising:
12	means for compiling a plurality of implementations of a routine into respective
13	object code modules, the routine having an associated name and each implementation
14	adapted to a selected hardware configuration;
15	means for associating the object code modules with the name of the routine and
16	respective sets of hardware characteristics; and
17	means for resolving when the application program is loaded into memory of the
18	computer system, a reference to the routine using the sets of hardware characteristics
19	and a hardware configuration of the system.
20	
21	14. A computer-implemented symbol table for referencing a library of object code
22	modules that implement a plurality of routines, comprising:
23	a first set of one or more entries, each entry in the first set including a unique
24	name of a routine and a reference to an object code module in the library; and
25	a second set of one or more entries, each entry in the second set including a
26	shared name of a routine, a set of hardware characteristics, and a reference to an object
27	code module in the library.
28	
29	15. The symbol table of claim 14, wherein the hardware characteristics include at
30	least one of clock speed of a processor, processor model, cache configuration, hardware
31	operation latency times, instruction set characteristics, bypass characteristics, branch

33

prediction behavior, pre-fetching capability, information describing stall conditions, branch penalties, size and associativity of processor data structures, queue sizes for out-

of-order or decoupled processors, and the number of processors in a multi-processor 1 system. 2 3 16. A computer program product configured for causing a computer to perform the 4 steps of: 5 compiling a plurality of implementations of a routine into respective object code 6 modules, the routine having an associated name and each implementation adapted to a 7 selected hardware configuration; 8

PATENT

associating the object code modules with the name of the routine and respective sets of hardware characteristics; and

resolving when the application program is loaded into memory of the computer system, a reference to the routine using the sets of hardware characteristics and a hardware configuration of the system.

14 15

9

10

11

12

13

10001275-1

 10001275-1 PATENT

Method and apparatus for switching between multiple implementations of a
routine. A plurality of implementations of a routine are compiled into respective object
code modules. In one embodiment, each implementation of the routine is adapted for a
particular hardware configuration. The different object code modules are associated
with respective sets of hardware characteristics and with the name of the routine.
When the application program and library are loaded into memory of the computer
system, a references to the routine are resolved using the sets of hardware
characteristics and the hardware configuration of the system.




FIG. 1




FIG. 2




FIG. 3

DECLARATION AND POWER OF ATTORNEY	
FOR PATENT APPLICATION	

ATTORNEY	DOCKET	NO.	1000-	1275

As a below named inventor, I hereby declare that:

My residence/post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

U. S. Priority Claim I hereby claim the benefit under Titlinsofar as the subject matter of each	eviewed and understood inded by any amendment is material to patentability foreign Priority its under Title 35, United Stated have also identified below an on on which priority is claimed APPLICATION NUMBER PPLICATION SERIAL NUMBER e 35, United States Code Section 19, United States Code Section 25, United States Code, Section 25, United States C	the contents of the contents o	e above-identifie ve. I acknowled CFR 1.56. any foreign applicat patent or inventor(s) PRICARTY CLAIMED U YES: YES:	id specification dge the duty to the duty
I hereby state that I have reincluding the claims, as amedisclose all information which Foreign Application(s) and/or Claim of hereby claim foreign priority benefit inventor(s) certificate listed below an filling date before that of the application COUNTRY Provisional Application I hereby claim the benefit under Title below: A U. S. Priority Claim I hereby claim the benefit under Title insofar as the subject matter of each manner provided by the first paragra	eviewed and understood inded by any amendment is material to patentability foreign Priority its under Title 35, United Stated have also identified below an on on which priority is claimed APPLICATION NUMBER PPLICATION SERIAL NUMBER e 35, United States Code Section 19, United States Code Section 25, United States Code, Section 25, United States C	the contents of the contents of the contents of the contents of the content of th	e above-identifie ve. I acknowled CFR 1.56. any foreign applicat patent or inventor(s) PRICARTY CLAIMED U YES: YES:	id specification dge the duty to the duty
Provisional Application I hereby claim foreign priority benefit inventor(s) certificate listed below an filling date before that of the application COUNTRY Provisional Application I hereby claim the benefit under Title below: A J. S. Priority Claim hereby claim the benefit under Title nsofar as the subject matter of each manner provided by the first paragra	its under Title 35, United State d have also identified below an on on which priority is claimed APPLICATION NUMBER e 35, United States Code Sect PPLICATION SERIAL NUMBER e 35, United States Code, Sec	y foreign application for: DATE FILED Lion 119(e) of any Unite	PAIOAITY CLAIMED L YES: YES:	UNDER 35 U.S.C. 119 NO: X NO: X
Provisional Application I hereby claim the benefit under Title below: A U. S. Priority Claim I hereby claim the benefit under Title insofar as the subject matter of each manner provided by the first paragra	e 35, United States Code Sect PPLICATION SERIAL NUMBER e 35, United States Code, Sec	ion 119(e) of any Unite	YES:	NO: X NO: X
I hereby claim the benefit under Title below: A U. S. Priority Claim hereby claim the benefit under Title insofar as the subject matter of each manner provided by the first paragra	PPLICATION SERIAL NUMBER e 35, United States Code, Sec		YES:	NO: X
J. S. Priority Claim hereby claim the benefit under Title hereby claim the benefit under Title nsofar as the subject matter of each manner provided by the first paragra	PPLICATION SERIAL NUMBER e 35, United States Code, Sec			
J. S. Priority Claim hereby claim the benefit under Title hereby claim the benefit under Title nsofar as the subject matter of each manner provided by the first paragra	PPLICATION SERIAL NUMBER e 35, United States Code, Sec		d States provisional	application(s) list
J. S. Priority Claim hereby claim the benefit under Titlensofar as the subject matter of each manner provided by the first paragra	e 35, United States Code, Sec	FILING DATE		
hereby claim the benefit under Titlensofar as the subject matter of each nanner provided by the first paragra	e 35, United States Code, Sec			
hereby claim the benefit under Title nsofar as the subject matter of each nanner provided by the first paragra	e 35, United States Code, Sec	····		
pplication and the national or PCT in	ph of Title 35, United States (ode of Federal Regulations, Sec	Code Section 112, I ack tion 1.56(a) which occu plication:	nowledge the duty t	to disclose materi ng date of the pri
Miles I I I I I I I I I I I I I I I I I I I				
POWER OF ATTORNEY: As a named inventor, I hereby appointment of the Patent and Trademark Customer Number	Office connected therewith:	and/or agent(s) to pros Place Customer Number Ber Code Label here	ecute this applicatio	on and transact e
Send Correspondence to: HEWLETT-PACKARD COMPANY Intellectual Property Administratio P.O. Box 272400 Fort Collins, Colorado 80527-240		Direct Telephone	e Calls To:	
hereby declare that all state made on information and beli- the knowledge that willful fal- or both, under Section 1001 may jeopardize the validity of	ef are believed to be true, se statements and the lik of Title 18 of the United	; and further that the e so made are puni States Code and th	ese statements v shable by fine or nat such willful fa	were made wit
Full Name of Inventor: Cary A. Co	outant	Citizenship։ Մչ	SA	
	iar Court, Saratoga, Calif			
	iar Court, Saratoga, Calif			
ost Office Address: 13478 Br		10/27	100	

the figure theory would draw the figure that the figure

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (continued)

ATTORNEY DOCKET NO. 1000-1275

Full Name of # 2 joint inventor:	Carol L. Thompson		Citizenship: USA
Residence:	6937 Calabazas Creek Circle,	San Jose, C	alifornia 95129
Post Office Address:	6937 Calabazas Creek Circle,	San Jose, C	alifornia 95129
(dup Thous	040-		10/27/00
Inventor's Signature		Date	' /
Full Name of # 3 joint inventor:			Citizenship:
Residence:			
Post Office Address:			Manual 1997
Inventor's Signature		Date	
Full Name of # 4 joint inventor	:		Citizenship:
Residence;			
Post Office Address:			
inventor's Signature		Date	
Full Name of # 5 joint inventor			Citizenship:
Residence:			
Post Office Address:			
Inventor's Signature		Data	
		Date	
Full Name of # 6 joint inventor	16		Citizenship:
Residence:	•		Citizenship:
Post Office Address:			
Post Office Address:			
Inventor's Signature		Date	
Full Name of # 7 joint inventor			Citizenship:
Residence:			
Post Office Address:			
Inventor's Signature		Date	
_ " " , " , " , " , " , " , " , " , " ,			au
Full Name of # 8 joint inventor	7:		Citizenship:
Residence:			
Post Office Address:			
Inventor's Signature		Date	